Fig.6

o : ADC sampling data
△ : Interpolation data
●▲ : zerocross points

phase comparison input A

phase comparison input B

binary signal A

binary signal B

phase comparison end pulse

phase comparison output

valid edge

invalid edge

valid edge

valid edge

Hold

Δ1

Δ2

Δ3